


Layout notes.




1. Route power from bead through bulk capacitor pad then through 0.1uF capacitor pad then to clock chip Vdd pad.
2. Do not share ground vias. One ground pin one ground via.
3. Exposed pad should be grounded but is not required.

Bandwidth setting

1. If the ZDB is on an Add-In-Card (AIC) use PLL bypass mode.
2. If it is motherboard down and it is providing clocks to all PCIe devices including the Root Complex use High Bandwidth.



For 9DBL0242 use 100 ohm differential trace.
For 9DBL0252 use 85 ohm differential trace.



Integrated Device Technology
San Jose, CA

Size A	Document Number 9DBL0242_EVB	Rev 0.4
Date: Thursday, September 13, 2018		Sheet 1 of 2

