



# HIGH-SPEED 2.5V 512K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE


70T3539M

## Features:

- ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location
- ◆ High-speed data access
  - Commercial: 3.6ns (166MHz)/4.2ns (133MHz)(max.)
  - Industrial: 4.2ns (133MHz) (max.)
- ◆ Selectable Pipelined or Flow-Through output mode
- ◆ Counter enable and repeat features
- ◆ Dual chip enables allow for depth expansion without additional logic
- ◆ Interrupt and Collision Detection Flags
- ◆ Full synchronous operation on both ports
  - 6ns cycle time, 166MHz operation (12Gbps bandwidth)
  - Fast 3.6ns clock to data out
  - 1.5ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 166MHz

- Data input, address, byte enable and control registers
- Self-timed write allows fast cycle time
- ◆ Separate byte controls for multiplexed bus and bus matching compatibility
- ◆ Dual Cycle Deselect (DCD) for Pipelined Output Mode
- ◆ 2.5V ( $\pm 100\text{mV}$ ) power supply for core
- ◆ LVTTTL compatible, selectable 3.3V ( $\pm 150\text{mV}$ ) or 2.5V ( $\pm 100\text{mV}$ ) power supply for I/Os and control signals on each port
- ◆ Includes JTAG functionality
- ◆ Industrial temperature range (-40°C to +85°C) is available at 133MHz
- ◆ Available in a 256-pin Ball Grid Array (BGA)
- ◆ Green parts available, see ordering information

## Functional Block Diagram



### NOTE:

1. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.

JUNE 2019

## Description:

The IDT70T3539M is a high-speed 512K x 36 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70T3539M has been optimized for applications having unidirectional or bidirectional data flow

in bursts. An automatic power down feature, controlled by  $\overline{CE}_0$  and  $CE_1$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The 70T3539M can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device ( $V_{DD}$ ) is at 2.5V.

Pin Configuration (1,2,3,4)

70T3539M  
BC256<sup>(5)</sup>  
BCG256<sup>(5)</sup>

256-Pin BGA  
Top View<sup>(6)</sup>

10/07/03

A1 NC	A2 TDI	A3 NC	A4 A17L	A5 A14L	A6 A11L	A7 A8L	A8 $\overline{BE}2L$	A9 CE1L	A10 $\overline{OE}L$	A11 $\overline{CNTEN}L$	A12 A5L	A13 A2L	A14 A0L	A15 NC	A16 NC
B1 I/O18L	B2 NC	B3 TDO	B4 A18L	B5 A15L	B6 A12L	B7 A9L	B8 $\overline{BE}3L$	B9 $\overline{CE}0L$	B10 R/WL	B11 $\overline{REPEAT}L$	B12 A4L	B13 A1L	B14 VDD	B15 I/O17L	B16 NC
C1 I/O18R	C2 I/O19L	C3 VSS	C4 A16L	C5 A13L	C6 A10L	C7 A7L	C8 $\overline{BE}1L$	C9 $\overline{BE}0L$	C10 CLKL	C11 $\overline{ADS}L$	C12 A6L	C13 A3L	C14 OPTL	C15 I/O17R	C16 I/O16L
D1 I/O20R	D2 I/O19R	D3 I/O20L	D4 PIPE/F $\overline{T}L$	D5 VDDQL	D6 VDDQL	D7 VDDQR	D8 VDDQR	D9 VDDQL	D10 VDDQL	D11 VDDQR	D12 VDDQR	D13 VDD	D14 I/O15R	D15 I/O15L	D16 I/O16R
E1 I/O21R	E2 I/O21L	E3 I/O22L	E4 VDDQL	E5 VDD	E6 VDD	E7 $\overline{INT}L$	E8 VSS	E9 VSS	E10 VSS	E11 VDD	E12 VDD	E13 VDDQR	E14 I/O13L	E15 I/O14L	E16 I/O14R
F1 I/O23L	F2 I/O22R	F3 I/O23R	F4 VDDQL	F5 VDD	F6 NC	F7 $\overline{COL}L$	F8 VSS	F9 VSS	F10 VSS	F11 VSS	F12 VDD	F13 VDDQR	F14 I/O12R	F15 I/O13R	F16 I/O12L
G1 I/O24R	G2 I/O24L	G3 I/O25L	G4 VDDQR	G5 VSS	G6 VSS	G7 VSS	G8 VSS	G9 VSS	G10 VSS	G11 VSS	G12 VSS	G13 VDDQL	G14 I/O10L	G15 I/O11L	G16 I/O11R
H1 I/O26L	H2 I/O25R	H3 I/O26R	H4 VDDQR	H5 VSS	H6 VSS	H7 VSS	H8 VSS	H9 VSS	H10 VSS	H11 VSS	H12 VSS	H13 VDDQL	H14 I/O9R	H15 I/O9L	H16 I/O10R
J1 I/O27L	J2 I/O28R	J3 I/O27R	J4 VDDQL	J5 ZZR	J6 VSS	J7 VSS	J8 VSS	J9 VSS	J10 VSS	J11 VSS	J12 ZZL	J13 VDDQR	J14 I/O8R	J15 I/O7R	J16 I/O8L
K1 I/O29R	K2 I/O29L	K3 I/O28L	K4 VDDQL	K5 VSS	K6 VSS	K7 VSS	K8 VSS	K9 VSS	K10 VSS	K11 VSS	K12 VSS	K13 VDDQR	K14 I/O6R	K15 I/O6L	K16 I/O7L
L1 I/O30L	L2 I/O31R	L3 I/O30R	L4 VDDQR	L5 VDD	L6 NC	L7 $\overline{COL}R$	L8 VSS	L9 VSS	L10 VSS	L11 VSS	L12 VDD	L13 VDDQL	L14 I/O5L	L15 I/O4R	L16 I/O5R
M1 I/O32R	M2 I/O32L	M3 I/O31L	M4 VDDQR	M5 VDD	M6 VDD	M7 $\overline{INT}R$	M8 VSS	M9 VSS	M10 VSS	M11 VDD	M12 VDD	M13 VDDQL	M14 I/O3R	M15 I/O3L	M16 I/O4L
N1 I/O33L	N2 I/O34R	N3 I/O33R	N4 PIPE/F $\overline{T}R$	N5 VDDQR	N6 VDDQR	N7 VDDQL	N8 VDDQL	N9 VDDQR	N10 VDDQR	N11 VDDQL	N12 VDDQL	N13 VDD	N14 I/O2L	N15 I/O1R	N16 I/O2R
P1 I/O35R	P2 I/O34L	P3 TMS	P4 A16R	P5 A13R	P6 A10R	P7 A7R	P8 $\overline{BE}1R$	P9 $\overline{BE}0R$	P10 CLKR	P11 $\overline{ADS}R$	P12 A6R	P13 A3R	P14 I/O0L	P15 I/O0R	P16 I/O1L
R1 I/O35L	R2 NC	R3 $\overline{TRST}$	R4 A18R	R5 A15R	R6 A12R	R7 A9R	R8 $\overline{BE}3R$	R9 $\overline{CE}0R$	R10 R/WR	R11 $\overline{REPEAT}R$	R12 A4R	R13 A1R	R14 OPTR	R15 NC	R16 NC
T1 NC	T2 TCK	T3 NC	T4 A17R	T5 A14R	T6 A11R	T7 A8R	T8 $\overline{BE}2R$	T9 CE1R	T10 $\overline{OE}R$	T11 $\overline{CNTEN}R$	T12 A5R	T13 A2R	T14 A0R	T15 NC	T16 NC

NOTES:

1. All VDD pins must be connected to 2.5V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (2.5V), and 2.5V if OPT pin for that port is set to VSS (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

5678 drw 02d

## Pin Names

Left Port	Right Port	Names
$\overline{CE}_{0L}$ , $CE_{1L}$	$\overline{CE}_{0R}$ , $CE_{1R}$	Chip Enables (Input) <sup>(5)</sup>
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable (Input)
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable (Input)
$A_{0L}$ - $A_{18L}$	$A_{0R}$ - $A_{18R}$	Address (Input)
$I/O_{0L}$ - $I/O_{35L}$	$I/O_{0R}$ - $I/O_{35R}$	Data Input/Output
$CLK_L$	$CLK_R$	Clock (Input)
$PL/\overline{FT}_L$	$PL/\overline{FT}_R$	Pipeline/Flow-Through (Input)
$\overline{ADS}_L$	$\overline{ADS}_R$	Address Strobe Enable (Input)
$\overline{CNTEN}_L$	$\overline{CNTEN}_R$	Counter Enable (Input)
$\overline{REPEAT}_L$	$\overline{REPEAT}_R$	Counter Repeat <sup>(3)</sup>
$\overline{BE}_{0L}$ - $\overline{BE}_{3L}$	$\overline{BE}_{0R}$ - $\overline{BE}_{3R}$	Byte Enables (9-bit bytes) (Input) <sup>(5)</sup>
$V_{DDQL}$	$V_{DDOR}$	Power (I/O Bus) (3.3V or 2.5V) <sup>(1)</sup> (Input)
$OPT_L$	$OPT_R$	Option for selecting $V_{DDQX}$ <sup>(1,2)</sup> (Input)
$ZZ_L$	$ZZ_R$	Sleep Mode pin <sup>(4)</sup> (Input)
$V_{DD}$		Power (2.5V) <sup>(1)</sup> (Input)
$V_{SS}$		Ground (0V) (Input)
$TDI$		Test Data Input
$TDO$		Test Data Output
$TCK$		Test Logic Clock (10MHz) (Input)
$TMS$		Test Mode Select (Input)
$\overline{TRST}$		Reset (Initialize TAP Controller) (Input)
$\overline{INT}_L$	$\overline{INT}_R$	Interrupt Flag (Output)
$\overline{COL}_L$	$\overline{COL}_R$	Collision Alert (Output)

5678 tbl 01

### NOTES:

1.  $V_{DD}$ ,  $OPT_x$ , and  $V_{DDQX}$  must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
2.  $OPT_x$  selects the operating voltage levels for the I/Os and controls on that port. If  $OPT_x$  is set to  $V_{DD}$  (2.5V), then that port's I/Os and controls will operate at 3.3V levels and  $V_{DDQX}$  must be supplied at 3.3V. If  $OPT_x$  is set to  $V_{SS}$  (0V), then that port's I/Os and address controls will operate at 2.5V levels and  $V_{DDQX}$  must be supplied at 2.5V. The  $OPT$  pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
3. When  $\overline{REPEAT}_x$  is asserted, the counter will reset to the last valid address loaded via  $\overline{ADS}_x$ .
4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e.,  $PL/\overline{FT}_x$  and  $OPT_x$  and the sleep mode pins themselves ( $ZZ_x$ ) are not affected during sleep mode. It is recommended that boundary scan not be operated during sleep mode.
5. Chip Enables and Byte Enables are double buffered when  $PL/\overline{FT} = V_{IH}$ , i.e., the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control (1,2,3,4)

$\overline{OE}$	CLK	$\overline{CE}_0$	CE <sub>1</sub>	$\overline{BE}_3$	$\overline{BE}_2$	$\overline{BE}_1$	$\overline{BE}_0$	R/ $\overline{W}$	ZZ	Byte 3 I/O <sub>27-35</sub>	Byte 2 I/O <sub>18-26</sub>	Byte 1 I/O <sub>9-17</sub>	Byte 0 I/O <sub>0-8</sub>	MODE
X	↑	H	X	X	X	X	X	X	L	High-Z	High-Z	High-Z	High-Z	Deselected—Power Down
X	↑	X	L	X	X	X	X	X	L	High-Z	High-Z	High-Z	High-Z	Deselected—Power Down
X	↑	L	H	H	H	H	H	X	L	High-Z	High-Z	High-Z	High-Z	All Bytes Deselected
X	↑	L	H	H	H	H	L	L	L	High-Z	High-Z	High-Z	D <sub>IN</sub>	Write to Byte 0 Only
X	↑	L	H	H	H	L	H	L	L	High-Z	High-Z	D <sub>IN</sub>	High-Z	Write to Byte 1 Only
X	↑	L	H	H	L	H	H	L	L	High-Z	D <sub>IN</sub>	High-Z	High-Z	Write to Byte 2 Only
X	↑	L	H	L	H	H	H	L	L	D <sub>IN</sub>	High-Z	High-Z	High-Z	Write to Byte 3 Only
X	↑	L	H	H	H	L	L	L	L	High-Z	High-Z	D <sub>IN</sub>	D <sub>IN</sub>	Write to Lower 2 Bytes Only
X	↑	L	H	L	L	H	H	L	L	D <sub>IN</sub>	D <sub>IN</sub>	High-Z	High-Z	Write to Upper 2 bytes Only
X	↑	L	H	L	L	L	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	Write to All Bytes
L	↑	L	H	H	H	H	L	H	L	High-Z	High-Z	High-Z	D <sub>OUT</sub>	Read Byte 0 Only
L	↑	L	H	H	H	L	H	H	L	High-Z	High-Z	D <sub>OUT</sub>	High-Z	Read Byte 1 Only
L	↑	L	H	H	L	H	H	H	L	High-Z	D <sub>OUT</sub>	High-Z	High-Z	Read Byte 2 Only
L	↑	L	H	L	H	H	H	H	L	D <sub>OUT</sub>	High-Z	High-Z	High-Z	Read Byte 3 Only
L	↑	L	H	H	H	L	L	H	L	High-Z	High-Z	D <sub>OUT</sub>	D <sub>OUT</sub>	Read Lower 2 Bytes Only
L	↑	L	H	L	L	H	H	H	L	D <sub>OUT</sub>	D <sub>OUT</sub>	High-Z	High-Z	Read Upper 2 Bytes Only
L	↑	L	H	L	L	L	L	H	L	D <sub>OUT</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	Read All Bytes
H	↑	X	X	X	X	X	X	X	L	High-Z	High-Z	High-Z	High-Z	Outputs Disabled
X	X	X	X	X	X	X	X	X	H	High-Z	High-Z	High-Z	High-Z	Sleep Mode

5678 tbl 02

NOTES:

1. "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.
2.  $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{REPEAT}$  = X.
3.  $\overline{OE}$  and ZZ are asynchronous input signals.
4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

Truth Table II—Address Counter Control (1,2)

Address	Previous Internal Address	Internal Address Used	CLK	$\overline{ADS}$	$\overline{CNTEN}$	$\overline{REPEAT}^{(6)}$	I/O <sup>(3)</sup>	MODE
An	X	An	↑	L <sup>(4)</sup>	X	H	D <sub>I/O</sub> (n)	External Address Used
X	An	An + 1	↑	H	L <sup>(5)</sup>	H	D <sub>I/O</sub> (n+1)	Counter Enabled—Internal Address generation
X	An + 1	An + 1	↑	H	H	H	D <sub>I/O</sub> (n+1)	External Address Blocked—Counter disabled (An + 1 reused)
X	X	An	↑	X	X	L <sup>(4)</sup>	D <sub>I/O</sub> (n)	Counter Set to last valid $\overline{ADS}$ load

5678 tbl 03

NOTES:

1. "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.
2. Read and write operations are controlled by the appropriate setting of R/ $\overline{W}$ ,  $\overline{CE}_0$ , CE<sub>1</sub>,  $\overline{BE}_n$  and  $\overline{OE}$ .
3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
4.  $\overline{ADS}$  and  $\overline{REPEAT}$  are independent of all other memory control signals including  $\overline{CE}_0$ , CE<sub>1</sub> and  $\overline{BE}_n$ .
5. The address counter advances if  $\overline{CNTEN}$  = V<sub>IL</sub> on the rising edge of CLK, regardless of all other memory control signals including  $\overline{CE}_0$ , CE<sub>1</sub>,  $\overline{BE}_n$ .
6. When  $\overline{REPEAT}$  is asserted, the counter will reset to the last valid address loaded via  $\overline{ADS}$ . This value is not set at power-up: a known location should be loaded via  $\overline{ADS}$  during initialization if desired. Any subsequent  $\overline{ADS}$  access during operations will update the  $\overline{REPEAT}$  address location.

## Recommended Operating Temperature and Supply Voltage <sup>(1)</sup>

Grade	Ambient Temperature	GND	V <sub>DD</sub>
Commercial	0°C to +70°C	0V	2.5V ± 100mV
Industrial	-40°C to +85°C	0V	2.5V ± 100mV

5678 tbl 04

### NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

## Recommended DC Operating Conditions with V<sub>DDQ</sub> at 2.5V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	2.4	2.5	2.6	V
V <sub>DDQ</sub>	I/O Supply Voltage <sup>(3)</sup>	2.4	2.5	2.6	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage (Address, Control & Data I/O Inputs) <sup>(3)</sup>	1.7	—	V <sub>DDQ</sub> + 100mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - JTAG	1.7	—	V <sub>DD</sub> + 100mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - ZZ, OPT, PIPE/FT	V <sub>DD</sub> - 0.2V	—	V <sub>DD</sub> + 100mV <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.7	V
V <sub>IL</sub>	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 <sup>(1)</sup>	—	0.2	V

5678 tbl 05a

### NOTES:

1. V<sub>IL</sub> (min.) = -1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
2. V<sub>IH</sub> (max.) = V<sub>DDQ</sub> + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V<sub>SS</sub>(0V), and V<sub>DDQ</sub> for that port must be supplied as indicated above.

## Recommended DC Operating Conditions with V<sub>DDQ</sub> at 3.3V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	2.4	2.5	2.6	V
V <sub>DDQ</sub>	I/O Supply Voltage <sup>(3)</sup>	3.15	3.3	3.45	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage (Address, Control & Data I/O Inputs) <sup>(3)</sup>	2.0	—	V <sub>DDQ</sub> + 150mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - JTAG	1.7	—	V <sub>DD</sub> + 100mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - ZZ, OPT, PIPE/FT	V <sub>DD</sub> - 0.2V	—	V <sub>DD</sub> + 100mV <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V
V <sub>IL</sub>	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 <sup>(1)</sup>	—	0.2	V

5678 tbl 05b

### NOTES:

1. V<sub>IL</sub> (min.) = -1.0V for pulse width less than tcyc/2, or 5ns, whichever is less.
2. V<sub>IH</sub> (max.) = V<sub>DDQ</sub> + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V<sub>DD</sub> (2.5V), and V<sub>DDQ</sub> for that port must be supplied as indicated above.

## Absolute Maximum Ratings <sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
V <sub>TERM</sub> (V <sub>DD</sub> )	V <sub>DD</sub> Terminal Voltage with Respect to GND	-0.5 to 3.6	V
V <sub>TERM</sub> <sup>(2)</sup> (V <sub>DDQ</sub> )	V <sub>DDQ</sub> Terminal Voltage with Respect to GND	-0.3 to V <sub>DDQ</sub> + 0.3	V
V <sub>TERM</sub> <sup>(2)</sup> (INPUTS and I/O's)	Input and I/O Terminal Voltage with Respect to GND	-0.3 to V <sub>DDQ</sub> + 0.3	V
T <sub>BIAS</sub> <sup>(3)</sup>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>JN</sub>	Junction Temperature	+150	°C
I <sub>OUT</sub> (For V <sub>DDQ</sub> = 3.3V)	DC Output Current	50	mA
I <sub>OUT</sub> (For V <sub>DDQ</sub> = 2.5V)	DC Output Current	40	mA

5678 tbl 06

### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V<sub>DDQ</sub> during power supply ramp up.
3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

## Capacitance <sup>(1)</sup>

(T<sub>A</sub> = +25°C, F = 1.0MHz) BGA ONLY

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	15	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output Capacitance	V <sub>OUT</sub> = 0V	10.5	pF

5678 tbl 07

### NOTES:

1. These parameters are determined by device characterization, but are not production tested.
2. C<sub>OUT</sub> also references C<sub>I/O</sub>.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>DD</sub> = 2.5V ± 100mV)

Symbol	Parameter	Test Conditions	70T3539MS		Unit
			Min.	Max.	
I <sub>LI</sub>	Input Leakage Current <sup>(1)</sup>	V <sub>DDQ</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DDQ</sub>	—	10	μA
I <sub>LI</sub>	JTAG & ZZ Input Leakage Current <sup>(1,2)</sup>	V <sub>DD</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DD</sub>	—	±30	μA
I <sub>LO</sub>	Output Leakage Current <sup>(1,3)</sup>	$\overline{CE}_0 = V_{IH}$ or CE1 = V <sub>IL</sub> , V <sub>OUT</sub> = 0V to V <sub>DDQ</sub>	—	10	μA
V <sub>OL</sub> (3.3V)	Output Low Voltage <sup>(1)</sup>	I <sub>OL</sub> = +4mA, V <sub>DDQ</sub> = Min.	—	0.4	V
V <sub>OH</sub> (3.3V)	Output High Voltage <sup>(1)</sup>	I <sub>OH</sub> = -4mA, V <sub>DDQ</sub> = Min.	2.4	—	V
V <sub>OL</sub> (2.5V)	Output Low Voltage <sup>(1)</sup>	I <sub>OL</sub> = +2mA, V <sub>DDQ</sub> = Min.	—	0.4	V
V <sub>OH</sub> (2.5V)	Output High Voltage <sup>(1)</sup>	I <sub>OH</sub> = -2mA, V <sub>DDQ</sub> = Min.	2.0	—	V

5678 tbl 08

### NOTES:

1. V<sub>DDQ</sub> is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.
2. Applicable only for TMS, TDI and TRST inputs.
3. Outputs tested in tri-state mode.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range <sup>(3)</sup> ( $V_{DD} = 2.5V \pm 100mV$ )

Symbol	Parameter	Test Condition	Version	70T3539MS166 Com'l Only		70T3539MS133 Com'l & Ind		Unit	
				Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.		
IDD	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$ , Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S	640	900	520	740	mA
			IND	S	—	—	520	900	
ISB1 <sup>(6)</sup>	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $f = f_{MAX}^{(1)}$	COM'L	S	350	460	280	380	mA
			IND	S	—	—	280	470	
ISB2 <sup>(6)</sup>	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^*A^* = V_{IL}$ and $\overline{CE}^*B^* = V_{IH}^{(5)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S	500	650	400	500	mA
			IND	S	—	—	400	620	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{DDQ} - 0.2V$ , $V_{IN} \geq V_{DDQ} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0^{(2)}$	COM'L	S	12	20	12	20	mA
			IND	S	—	—	12	25	
ISB4 <sup>(6)</sup>	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^*A^* \leq 0.2V$ and $\overline{CE}^*B^* \geq V_{DDQ} - 0.2V^{(5)}$ $V_{IN} \geq V_{DDQ} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port, Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L	S	500	650	400	500	mA
			IND	S	—	—	400	620	
Izz	Sleep Mode Current (Both Ports - TTL Level Inputs)	$ZZ_L = ZZ_R = V_{IH}$ $f = f_{MAX}^{(1)}$	COM'L	S	12	20	12	20	mA
			IND	S	—	—	12	25	

5678 tbl 09

**NOTES:**


- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of  $1/t_{cvc}$ , using "AC TEST CONDITIONS".
- $f = 0$  means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{DD} = 2.5V$ ,  $T_A = 25^\circ C$  for Typ, and are not production tested.  $I_{DD}(f=0) = 30mA$  (Typ).
- $\overline{CE}_X = V_{IL}$  means  $\overline{CE}_{0X} = V_{IL}$  and  $CE_{1X} = V_{IH}$   
 $\overline{CE}_X = V_{IH}$  means  $\overline{CE}_{0X} = V_{IH}$  or  $CE_{1X} = V_{IL}$   
 $\overline{CE}_X \leq 0.2V$  means  $\overline{CE}_{0X} \leq 0.2V$  and  $CE_{1X} \geq V_{DDQ} - 0.2V$   
 $\overline{CE}_X \geq V_{DDQ} - 0.2V$  means  $\overline{CE}_{0X} \geq V_{DDQ} - 0.2V$  or  $CE_{1X} = 0.2V$   
"X" represents "L" for left port or "R" for right port.
- ISB1, ISB2 and ISB4 will all reach full standby levels (ISB3) on the appropriate port(s) if  $ZZ_L$  and/or  $ZZ_R = V_{IH}$ .



### AC Test Conditions (V<sub>DDQ</sub> - 3.3V/2.5V)


Input Pulse Levels (Address & Controls)	GND to 3.0V/GND to 2.4V
Input Pulse Levels (I/Os)	GND to 3.0V/GND to 2.4V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V/1.25V
Output Reference Levels	1.5V/1.25V
Output Load	Figure 1

5678 tbl 10



5678 drw 03

Figure 1. AC Output Test load.



Δ Capacitance (pF) from AC Test Load

5678 drw 04

## AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) <sup>(2,3)</sup> ( $V_{DD} = 2.5V \pm 100mV$ , $T_A = 0^\circ C$ to $+70^\circ C$ )


Symbol	Parameter	70T3539MS166 Com'1 Only		70T3539MS133 Com'1 & Ind		Unit
		Min.	Max.	Min.	Max.	
t <sub>CYC1</sub>	Clock Cycle Time (Flow-Through) <sup>(1)</sup>	20	—	25	—	ns
t <sub>CYC2</sub>	Clock Cycle Time (Pipelined) <sup>(1)</sup>	6	—	7.5	—	ns
t <sub>CH1</sub>	Clock High Time (Flow-Through) <sup>(1)</sup>	8	—	10	—	ns
t <sub>CL1</sub>	Clock Low Time (Flow-Through) <sup>(1)</sup>	8	—	10	—	ns
t <sub>CH2</sub>	Clock High Time (Pipelined) <sup>(2)</sup>	2.4	—	3	—	ns
t <sub>CL2</sub>	Clock Low Time (Pipelined) <sup>(1)</sup>	2.4	—	3	—	ns
t <sub>SA</sub>	Address Setup Time	1.7	—	1.8	—	ns
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	ns
t <sub>SC</sub>	Chip Enable Setup Time	1.7	—	1.8	—	ns
t <sub>HC</sub>	Chip Enable Hold Time	0.5	—	0.5	—	ns
t <sub>SB</sub>	Byte Enable Setup Time	1.7	—	1.8	—	ns
t <sub>HB</sub>	Byte Enable Hold Time	0.5	—	0.5	—	ns
t <sub>SW</sub>	R/W Setup Time	1.7	—	1.8	—	ns
t <sub>HW</sub>	R/W Hold Time	0.5	—	0.5	—	ns
t <sub>SD</sub>	Input Data Setup Time	1.7	—	1.8	—	ns
t <sub>HD</sub>	Input Data Hold Time	0.5	—	0.5	—	ns
t <sub>SAD</sub>	$\overline{ADS}$ Setup Time	1.7	—	1.8	—	ns
t <sub>HAD</sub>	$\overline{ADS}$ Hold Time	0.5	—	0.5	—	ns
t <sub>SCN</sub>	$\overline{CNTEN}$ Setup Time	1.7	—	1.8	—	ns
t <sub>HCN</sub>	$\overline{CNTEN}$ Hold Time	0.5	—	0.5	—	ns
t <sub>SRPT</sub>	$\overline{REPEAT}$ Setup Time	1.7	—	1.8	—	ns
t <sub>HRPT</sub>	$\overline{REPEAT}$ Hold Time	0.5	—	0.5	—	ns
t <sub>OE</sub>	Output Enable to Data Valid	—	4.4	—	4.6	ns
t <sub>OLZ</sub> <sup>(6)</sup>	Output Enable to Output Low-Z	1	—	1	—	ns
t <sub>OHZ</sub> <sup>(6)</sup>	Output Enable to Output High-Z	1	3.6	1	4.2	ns
t <sub>CD1</sub>	Clock to Data Valid (Flow-Through) <sup>(1)</sup>	—	12	—	15	ns
t <sub>CD2</sub>	Clock to Data Valid (Pipelined) <sup>(1)</sup>	—	3.6	—	4.2	ns
t <sub>DC</sub>	Data Output Hold After Clock High	1	—	1	—	ns
t <sub>CKHZ</sub> <sup>(6)</sup>	Clock High to Output High-Z	1	3.6	1	4.2	ns
t <sub>CKLZ</sub> <sup>(6)</sup>	Clock High to Output Low-Z	1	—	1	—	ns
t <sub>INS</sub>	Interrupt Flag Set Time	—	7	—	7	ns
t <sub>INR</sub>	Interrupt Flag Reset Time	—	7	—	7	ns
t <sub>COLS</sub>	Collision Flag Set Time	—	3.6	—	4.2	ns
t <sub>COLR</sub>	Collision Flag Reset Time	—	3.6	—	4.2	ns
t <sub>ZZSC</sub>	Sleep Mode Set Cycles	2	—	2	—	cycles
t <sub>ZZRC</sub>	Sleep Mode Recovery Cycles	3	—	3	—	cycles
<b>Port-to-Port Delay</b>						
t <sub>CO</sub>	Clock-to-Clock Offset	5	—	6	—	ns
t <sub>OF5</sub>	Clock-to-Clock Offset for Collision Detection	Please refer to Collision Detection Timing Table on Page 19				

**NOTES:**

5678 tbl 11


1. The Pipelined output parameters (t<sub>CYC2</sub>, t<sub>CD2</sub>) apply to either or both left and right ports when  $\overline{FT}/PIPE_x = V_{DD}$  (2.5V). Flow-through parameters (t<sub>CYC1</sub>, t<sub>CD1</sub>) apply when  $\overline{FT}/PIPE_x = V_{SS}$  (0V) for that port.
2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ( $\overline{OE}$ ),  $\overline{FT}/PIPE$  and OPT.  $\overline{FT}/PIPE$  and OPT should be treated as DC signals, i.e. steady state during operation.
3. These values are valid for either level of  $V_{DD0}$  (3.3V/2.5V). See page 6 for details on selecting the desired operating voltage levels for each port.
4. Guaranteed by design (not production tested).

### Timing Waveform of Read Cycle for Pipelined Operation ( $\overline{FT}/PIPE^{\prime}X^{\prime} = V_{IH}$ )<sup>(1,2)</sup>



5678 drw 05

### Timing Waveform of Read Cycle for Flow-through Output ( $\overline{FT}/PIPE^{\prime}X^{\prime} = V_{IL}$ )<sup>(1,2,6)</sup>




5678 drw 06


**NOTES:**

1.  $\overline{OE}$  is asynchronously controlled; all other inputs depicted in the above waveforms are synchronous to the rising clock edge.
2.  $\overline{ADS} = V_{IL}$ ,  $\overline{CNTEN}$  and  $\overline{REPEAT} = V_{IH}$ .
3. The output is disabled (High-Impedance state) by  $\overline{CE}_0 = V_{IH}$ ,  $CE_1 = V_{IL}$ ,  $\overline{BE}_n = V_{IH}$  following the next rising edge of the clock. Refer to Truth Table 1.
4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. If  $\overline{BE}_n$  was HIGH, then the appropriate Byte of DATAout for  $Q_n + 2$  would be disabled (High-Impedance state).
6. "x" denotes Left or Right port. The diagram is with respect to that port.

### Timing Waveform of a Multi-Device Pipelined Read<sup>(1,2)</sup>




### Timing Waveform of a Multi-Device Flow-Through Read<sup>(1,2)</sup>



**NOTES:**

1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70T3539M for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2.  $\overline{BE}_n$ , OE, and ADS =  $V_{IL}$ ; CE1(B1), CE1(B2), R/W, CNTEN, and REPEAT =  $V_{IH}$ .


### Timing Waveform of Left Port Write to Pipelined Right Port Read<sup>(1,2,4)</sup>



**NOTES:**

1.  $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{OE} = V_{IL}$  for Port "B", which is being read from.  $\overline{OE} = V_{IH}$  for Port "A", which is being written to.
3. If  $t_{co} \leq$  minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be  $t_{co} + 2 t_{cyc2} + t_{cd2}$ ). If  $t_{co} >$  minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be  $t_{co} + t_{cyc2} + t_{cd2}$ ).
4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"


### Timing Waveform with Port-to-Port Flow-Through Read<sup>(1,2,4)</sup>



**NOTES:**

1.  $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE}_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{OE} = V_{IL}$  for the Right Port, which is being read from.  $\overline{OE} = V_{IH}$  for the Left Port, which is being written to.
3. If  $t_{co} \leq$  minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $t_{co} + t_{cyc} + t_{cd1}$ ). If  $t_{co} >$  minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $t_{co} + t_{cd1}$ ).
4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

### Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(2)</sup>




**NOTES:**

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $CNTEN$ , and  $REPEAT = V_{IH}$ . "NOP" is "No Operation".
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

5678 drw 11

### Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE}$ Controlled)<sup>(2)</sup>




**NOTES:**


1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $CNTEN$ , and  $REPEAT = V_{IH}$ .
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.

5678 drw 12

### Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(2)</sup>




### Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE}$ Controlled)<sup>(2)</sup>




**NOTES:**

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}_0$ ,  $\overline{BEn}$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $CNTEN$ , and  $REPEAT = V_{IH}$ .
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

### Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>



### Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>




**NOTES:**


1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{BE}_n = V_{IL}$ ;  $\overline{CE}_1$ ,  $R/\overline{W}$ , and  $\overline{REPEAT} = V_{IH}$ .
2. If there is no address change via  $\overline{ADS} = V_{IL}$  (loading a new address) or  $\overline{CNTEN} = V_{IL}$  (advancing the address), i.e.  $\overline{ADS} = V_{IH}$  and  $\overline{CNTEN} = V_{IH}$ , then the data output remains constant for subsequent clocks.



## Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)<sup>(1)</sup>




## Timing Waveform of Counter Repeat<sup>(2,6)</sup>



### NOTES:

1.  $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{CE}_0$ ,  $\overline{BE}_n = V_{IL}$ ;  $CE_1 = V_{IH}$ .
3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .
4. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid  $\overline{ADS}$  load will be accessed. For more information on REPEAT function refer to Truth Table II.
5.  $\overline{CNTEN} = V_{IL}$  advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.
6. For Pipelined Mode user should add 1 cycle latency for outputs as per timing waveform of read cycle for pipelined operations.

### Waveform of Interrupt Timing<sup>(2)</sup>



**NOTES:**

- $CE_0 = V_{IL}$  and  $CE_1 = V_{IH}$
- All timing is the same for Left and Right ports.
- Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

5678 drw 19

### Truth Table III — Interrupt Flag<sup>(1)</sup>


Left Port					Right Port					Function
CLKL	R/ $\bar{W}$ <sup>(2)</sup>	CEL <sup>(2)</sup>	A18L-A0L	$\bar{INT}_L$	CLKR	R/ $\bar{W}$ <sup>(2)</sup>	CER <sup>(2)</sup>	A18R-A0R	$\bar{INT}_R$	
↑	L	L	7FFFF	X	↑	X	X	X	L	Set Right $\bar{INT}_R$ Flag
↑	X	X	X	X	↑	H	L	7FFFF	H	Reset Right $\bar{INT}_R$ Flag
↑	X	X	X	L	↑	L	L	7FFFE	X	Set Left $\bar{INT}_L$ Flag
↑	H	L	7FFFE	H	↑	X	X	X	X	Reset Left $\bar{INT}_L$ Flag

**NOTES:**

- $\bar{INT}_L$  and  $\bar{INT}_R$  must be initialized at power-up by Resetting the flags.
- $CE_0 = V_{IL}$  and  $CE_1 = V_{IH}$ .  $R/\bar{W}$  and  $CE$  are synchronous with respect to the clock and need valid set-up and hold times.
- Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

5678 tbl 12

### Waveform of Collision Timing<sup>(1,2)</sup>



5678 drw 20

**NOTES:**

1.  $\overline{CE}_0 = V_{IL}$ ,  $CE_1 = V_{IH}$ .
2. For reading port,  $\overline{OE}$  is a Don't care on the Collision Detection Logic. Please refer to Truth Table IV for specific cases.
3. Leading Port Output flag might output  $3t_{cyc2} + t_{COLS}$  after Address match.
4. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

### Collision Detection Timing<sup>(3,4)</sup>

Cycle Time	t <sub>OFS</sub> (ns)	
	Region 1 (ns) <sup>(1)</sup>	Region 2 (ns) <sup>(2)</sup>
5ns	0 - 2.8	2.81 - 4.6
6ns	0 - 3.8	3.81 - 5.6
7.5ns	0 - 5.3	5.31 - 7.1

5678 tbl 13

**NOTES:**

1. **Region 1**  
Both ports show collision after 2nd cycle for Addresses 0, 2, 4 etc.
2. **Region 2**  
Leading port shows collision after 3rd cycle for addresses 0, 3, 6, etc. while trailing port shows collision after 2nd cycle for addresses 0, 2, 4 etc.
3. All the production units are tested to midpoint of each region.
4. These ranges are based on characterization of a typical device.

### Truth Table IV — Collision Detection Flag


Left Port					Right Port					Function
CLKL	R/W <sub>L</sub> <sup>(1)</sup>	CE <sub>L</sub> <sup>(1)</sup>	A18L-A0L <sup>(2)</sup>	$\overline{COL}_L$	CLKR	R/W <sub>R</sub> <sup>(1)</sup>	CE <sub>R</sub> <sup>(1)</sup>	A18R-A0R <sup>(2)</sup>	$\overline{COL}_R$	
↑	H	L	MATCH	H	↑	H	L	MATCH	H	Both ports reading. Not a valid collision. No flag output on either port.
↑	H	L	MATCH	L	↑	L	L	MATCH	H	Left port reading, Right port writing. Valid collision, flag output on Left port.
↑	L	L	MATCH	H	↑	H	L	MATCH	L	Right port reading, Left port writing. Valid collision, flag output on Right port.
↑	L	L	MATCH	L	↑	L	L	MATCH	L	Both ports writing. Valid collision. Flag output on both ports.

**NOTES:**

1.  $\overline{CE}_0 = V_{IL}$  and  $CE_1 = V_{IH}$ . R/W and CE are synchronous with respect to the clock and need valid set-up and hold times.
2. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.


5678 tbl 14

### Timing Waveform - Entering Sleep Mode (1,2)



5678 drw 21

### Timing Waveform - Exiting Sleep Mode (1,2)



5678 drw 21a

**NOTES:**

1.  $CE_1 = V_{IH}$ .
2. All timing is same for Left and Right ports.
3.  $CE_0$  has to be deactivated ( $CE_0 = V_{IH}$ ) three cycles prior to asserting ZZ ( $ZZx = V_{IH}$ ) and held for two cycles after asserting ZZ ( $ZZx = V_{IH}$ ).
4.  $CE_0$  has to be deactivated ( $CE_0 = V_{IH}$ ) one cycle prior to de-asserting ZZ ( $ZZx = V_{IL}$ ) and held for three cycles after de-asserting ZZ ( $ZZx = V_{IL}$ ).
5. The device must be in Read Mode ( $R/\bar{W}$  High) when exiting sleep mode. Outputs are active but data is not valid until the following cycle.

## Functional Description

The IDT70T3539M provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse width is independent of the cycle time.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on  $\overline{CE_0}$  or a LOW on  $CE_1$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70T3539Ms for depth expansion configurations. Two cycles are required with  $\overline{CE_0}$  LOW and  $CE_1$  HIGH to re-activate the outputs.

## Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT_L}$ ) is asserted when the right port writes to memory location 7FFFE (HEX), where a write is defined as  $\overline{CE_R} = R/\overline{W_R} = V_{IL}$  per the Truth Table. The left port clears the interrupt through access of address location 7FFFE when  $\overline{CE_L} = V_{IL}$  and  $R/\overline{W_L} = V_{IH}$ . Likewise, the right port interrupt flag ( $\overline{INT_R}$ ) is asserted when the left port writes to memory location 7FFFF (HEX) and to clear the interrupt flag ( $\overline{INT_R}$ ), the right port must read the memory location 7FFFF. The message (36 bits) at 7FFFE or 7FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FFFE and 7FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

## Collision Detection

Collision is defined as an overlap in access between the two ports resulting in the potential for either reading or writing incorrect data to a specific address. For the specific cases: (a) Both ports reading - no data is corrupted, lost, or incorrectly output, so no collision flag is output on either port. (b) One port writing, the other port reading - the end result of the write will still be valid. However, the reading port might capture data that is in a state of transition and hence the reading port's collision flag is output. (c) Both ports writing - there is a risk that the two ports will interfere with each other, and the data stored in memory will not be a valid write from either port (it may essentially be a random combination of the two). Therefore, the collision flag is output on both ports. Please refer to Truth Table IV for all of the above cases.

The alert flag ( $\overline{COL_x}$ ) is asserted on the 2nd or 3rd rising clock edge of the affected port following the collision, and remains low for one cycle. Please refer to Collision Detection Timing Table on Page 19. During that next cycle, the internal arbitration is engaged in resetting the alert flag (this avoids a specific requirement on the part of the user to reset the alert flag). If two collisions occur on subsequent clock cycles, the second collision may not generate the appropriate alert flag. A third collision will generate the alert flag as appropriate. In the event that a user initiates a burst access on both ports with the

same starting address on both ports and one or both ports writing during each access (i.e., imposes a long string of collisions on contiguous clock cycles), the alert flag will be asserted and cleared every other cycle. Please refer to the Collision Detection timing waveform on Page 19.

Collision detection on the IDT70T3539M represents a significant advance in functionality over current sync multi-ports, which have no such capability. In addition to this functionality the IDT70T3539M sustains the key features of bandwidth and flexibility. The collision detection function is very useful in the case of bursting data, or a string of accesses made to sequential addresses, in that it indicates a problem within the burst, giving the user the option of either repeating the burst or continuing to watch the alert flag to see whether the number of collisions increases above an acceptable threshold value. Offering this function on chip also allows users to reduce their need for arbitration circuits, typically done in CPLD's or FPGA's. This reduces board space and design complexity, and gives the user more flexibility in developing a solution.

## Sleep Mode

The IDT70T3539M is equipped with an optional sleep or low power mode on both ports. The sleep mode pin on both ports is asynchronous and active high. During normal operation, the ZZ pin is pulled low. When ZZ is pulled high, the port will enter sleep mode where it will meet lowest possible power conditions. The sleep mode timing diagram shows the modes of operation: Normal Operation, No Read/Write Allowed and Sleep Mode.

For normal operation all inputs must meet setup and hold times prior to sleep and after recovering from sleep. Clocks must also meet cycle high and low times during these periods. Three cycles prior to asserting ZZ ( $ZZx = V_{IH}$ ) and three cycles after de-asserting ZZ ( $ZZx = V_{IL}$ ), the device must be disabled via the chip enable pins. If a write or read operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM cannot be guaranteed immediately after ZZ is asserted (prior to being in sleep). When exiting sleep mode, the device must be in Read mode ( $R/\overline{W}_x = V_{IH}$ ) when chip enable is asserted, and the chip enable must be valid for one full cycle before a read will result in the output of valid data.

During sleep mode the RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current ( $I_{zz}$ ). All outputs will remain in high-Z state while in sleep mode. All inputs are allowed to toggle. The RAM will not be selected and will not perform any reads or writes.

## Depth and Width Expansion

The IDT70T3539M features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70T3539M can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 72-bits or wider.




Figure 4. Depth and Width Expansion with IDT70T3539M

## JTAG Functionality and Configuration

The IDT70T3539M is composed of two independent memory arrays, and thus cannot be treated as a single JTAG device in the scan chain. The two arrays (A and B) each have identical characteristics and commands but must be treated as separate entities in JTAG operations. Please refer to Figure 5.

JTAG signaling must be provided serially to each array and utilize the information provided in the Identification Register Definitions, Scan

Register Sizes, and System Interface Parameter tables. Specifically, commands for Array B must precede those for Array A in any JTAG operations sent to the IDT70T3539M. Please reference Application Note AN-411, "JTAG Testing of Multichip Modules" for specific instructions on performing JTAG testing on the IDT70T3539M. AN-411 is available at [www.idt.com](http://www.idt.com).




Figure 5. JTAG Configuration for IDT70T3539M

## JTAG Timing Specifications




Figure 6. Standard JTAG Timing

5678 drw 24

**NOTES:**

1. Device inputs = All device inputs except TDI, TMS, and TRST.
2. Device outputs = All device outputs except TDO.

## JTAG AC Electrical Characteristics <sup>(1,2,3,4)</sup>

Symbol	Parameter	70T3539M		
		Min.	Max.	Units
t <sub>JCYC</sub>	JTAG Clock Input Period	100	—	ns
t <sub>JCH</sub>	JTAG Clock HIGH	40	—	ns
t <sub>JCL</sub>	JTAG Clock Low	40	—	ns
t <sub>JR</sub>	JTAG Clock Rise Time	—	3 <sup>(1)</sup>	ns
t <sub>JF</sub>	JTAG Clock Fall Time	—	3 <sup>(1)</sup>	ns
t <sub>JRST</sub>	JTAG Reset	50	—	ns
t <sub>JRSR</sub>	JTAG Reset Recovery	50	—	ns
t <sub>JCD</sub>	JTAG Data Output	—	25	ns
t <sub>JDC</sub>	JTAG Data Output Hold	0	—	ns
t <sub>JST</sub>	JTAG Setup	15	—	ns
t <sub>JH</sub>	JTAG Hold	15	—	ns

5678 tbl 15

**NOTES:**

1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

## Identification Register Definitions

Instruction Field Array B	Value Array B	Instruction Field Array A	Value Array A	Description
Revision Number (31:28)	0x0	Revision Number (63:60)	0x0	Reserved for Version number
IDT Device ID (27:12)	0x333	IDT Device ID (59:44)	0x333	Defines IDT Part number
IDT JEDEC ID (11:1)	0x33	IDT JEDEC ID (43:33)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	ID Register Indicator Bit (Bit 32)	1	Indicates the presence of an ID Register

5678 tbl 16

## Scan Register Sizes

Register Name	Bit Size Array A	Bit Size Array B	Bit Size 70T3539M
Instruction (IR)	4	4	8
Bypass (BYR)	1	1	2
Identification (IDR)	32	32	64
Boundary Scan (BSR)	Note (3)	Note (3)	Note (3)

5678 tbl 17

## System Interface Parameters

Instruction	Code	Description
EXTEST	00000000	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	11111111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	00100010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	01000100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers except INTx and COLx to a High-Z state.
CLAMP	00110011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	00010001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	01010101, 01110111, 10001000, 10011001, 10101010, 10111011, 11001100	Several combinations are reserved. Do not use codes other than those identified above.
PRIVATE	01100110, 11101110, 11011101	For internal use only.


5678 tbl 18

### NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and  $\overline{TRST}$ .
3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website ([www.idt.com](http://www.idt.com)), or by contacting your local IDT sales representative.



## Ordering Information



### NOTES:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.
2. Green parts available. For specific speeds, packages and powers contact your sales office.

## Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70T3539MS133BC	BC256	CABGA	C
	70T3539MS133BC8	BC256	CABGA	C
	70T3539MS133BCG	BCG256	CABGA	C
	70T3539MS133BCGI	BCG256	CABGA	I
	70T3539MS133BCI	BC256	CABGA	I
	70T3539MS133BCI8	BC256	CABGA	I
166	70T3539MS166BC	BC256	CABGA	C
	70T3539MS166BC8	BC256	CABGA	C
	70T3539MS166BCG	BCG256	CABGA	C

## Datasheet Document History:

10/08/03:	Initial Datasheet
10/20/03:	Page 1 Added "Includes JTAG functionality" to features Page 25 Added IDT Clock Solution Table
12/04/03:	Page 10 Added tofs symbol and parameter to AC Electrical Characteristics table Page 19 Updated Collision Timing waveform Page 19 Added Collision Detection Timing table and footnotes Page 22 Added JTAG Configuration and JTAG Functionality descriptions
02/02/04:	Page 8 Changed Isb3 and Izz in the DC Electrical Characteristics table
04/08/04:	Page 20 & 21 Clarified Sleep Mode Text and Waveform Page 22 Added an Application Note, AN-411, reference to the JTAG Functionality and Configuration text Page 4 Added another sentence to footnote 4 to recommend that boundary scan not be operated during sleep mode
05/28/04:	Removed "Preliminary" status
07/25/08:	Page 8 Corrected a typo in the footnotes of the DC Chars table
01/29/09:	Page 25 Removed "IDT" from orderable part number
02/04/10:	Page 7 Corrected the Capacitance Table Title
05/15/15:	Page 1 Added Green parts availability to features Page 26 Added Tape and Reel and Green indicators with their footnote annotations to the Ordering Information
02/13/18:	Product Discontinuation Notice - PDN# SP-17-02 Last time buy expires June 15, 2018
06/13/19:	Removed erroneous note PDN#SP-17-02 Page 3 & 25 The package code BC-256 changed to BC256 and BCG256 to match standard package code Page 25 Removed IDT Clock Solutions table Page 25 Added Orderable Part Information


**CORPORATE HEADQUARTERS**

6024 Silver Creek Valley Road  
San Jose, CA 95138

**for SALES:**

800-345-7015 or 408-284-8200  
fax: 408-284-2775  
www.idt.com

**for Tech Support:**

408-284-2794  
DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.