

Introduction

This application note describes the feature of moving the frequency by a small amount within the VersaClock[®] 5 (VC5) and VersaClock 6 (VC6) device families. Details are stated on how the frequency changes occur in the device and how to program the frequency changes. Additional measurements made with a Keysight oscilloscope DSO-S 404A illustrate the functionality of this feature. From a few ppm change to a percentage of frequency, the IC can do it all in a seamless programmable fashion.

Diverse applications require glitchless frequency change like the ones mentioned below:

- **Frequency Margining** which is a process where the nominal oscillator frequency is shifted higher, or lower, to understand and evaluate the robustness of a digital system. By increasing or decreasing the frequency, the system designer can test the limits (in other words, margin) of their system.
- Small frequency changes can be made in video applications to enable gunlock synchronization.
- Some applications using spread spectrum may also need small frequency changes.

VersaClock 5/6 Programmable Clocks FOD


IDT's VersaClock 5 and VersaClock 6 programmable clocks are able to perform a glitchless frequency changes via their FOD (Fractional Output Divider) block.

The resolution will be $1/(N \times 2^P)$ where N is the programmed integer and P is the amount of bits for the fraction. The smallest N is 4 and with 24 bits fractional; the worst case resolution is $1/(4 \times 2^{24}) = 1.5E-8$ or 0.015ppm. The 24-bit accurate FODs are capable of accuracy better than **0.015ppm**.

The FOD can be programmed to get an output from 1MHz to 350MHz for the same VCO frequency. Total FOD division ratio will be $(Int + \text{Frac}/2^{24}) \times 2$.

The block diagram in [Figure 1](#) shows the details of the VersaClock 5 and VersaClock 6 output architecture. Each output has its own FOD which enables a flexibility to program different frequency margining changes for each output. The FODs are programmable through an I²C interface. A full description is available in VC5 and VC6 register programming (see <https://www.idt.com/document/mau/versaclock-5-family-register-descriptions-and-programming-guide>).

Figure 1. VersaClock 5/6 Family Block Diagram



Frequency Margin Programming Example

Below is an example of programming the FOD1 for output 1, starting with 100MHz and moving the frequency by +1% and -1%:


Table 1. FOD1 Settings for OUT1 = 100MHz

FOD1 settings	Output (MHz)	FOD Value Decimal	Integer Registers 0x2D 0x2E	Offset Value Decimal	Offset Registers 0x22 0x23 0x24 0x25
Starting frequency	100	14	00 E0	0	00 00 00 00
+1%	101	13.86138614	00 D0	0.86138614	03 72 0F 34
-1%	99	14.14141414	00 E0	0.14141414	00 90 CE E0

The VCO frequency or PLL block output frequency is 2800MHz in this case. The PLL programming and original FOD setting can be very easily executed with the Timing Commander software supporting the VC5 family (see [Figure 2](#) below).

See more details about Timing Commander at <https://www.idt.com/document/mas/versaclock-5-timing-commander-users-guide>.

Figure 2. Timing Commander Settings for 100MHz Output Clock



After programming the device via I²C to the desired frequency, with all PLL settings and other output type settings, the FOD register can be specifically reprogrammed to change it to a different frequency. The bit setting change can be done with a different I²C Software interface of one's choice, or, contact IDT to obtain access to the internal I²C utility tool. [Table 2](#) below shows an example of the FOD1 bit register change.

Table 2. FOD1 Register Change from 100MHz to 99MHz

Output (MHz)	X22	X23	X24	X25	X26	X27	X28	X29	X2A	X2B	X2C	X2D	X2E	X2F
100	0	0	0	0	0	0	0	0	0	00	00	0	E0	00
99	0	90	CE	E0	0	0	0	0	0	00	00	0	E0	00

After the FOD1 reprogramming occurred, a perfect frequency transition from 100 MHz to 99MHz can be seen without any glitch, ringing or overshoot as shown in Figure 3.

- The green trace shows the final edge in the I²C clock signal that indicates a “stop” of the I²C data transfer.
- The yellow trace shows the output1 clock signal.
- The purple trace is a trend of the output 1 frequency, showing the actual transition.

As seen on the oscilloscope, it takes 1.5µs after the last I²C transaction is done to change to the new frequency. The frequency transition itself, from 100MHz to 99MHz, is almost instantaneous, without any sign of a glitch or overshoot. Nevertheless, the whole sequence of sending new values to the FOD via I²C (until the frequency changes) depends of the I²C speed used by the user and the I²C controller.

In the IDT lab, the I²C transaction took approximately 12ms with the selected speed setting of 100kHz.

Figure 3. Frequency Transition from 100MHz to 99MHz




Figure 4. Frequency Transition from 100MHz to 101MHz



Programming 100ppm Offset from 100MHz Clock

A change in 100ppm will be performed in same manner as a 1% change. The programming of the FOD1 register is shown in [Table 3](#).

Table 3. FOD1 Settings for OUT1 = 100MHz

FOD1 settings	Output (MHz)	FOD Value Decimal	Integer Registers 0x2D 0x2E	Offset Value Decimal	Offset Registers 0x22 0x23 0x24 0x25
Starting frequency	100.00	14.25	00 E0	0.25	01 00 00 00
+100 ppm	100.01	14.248575142	00 E0	0.248575142	00 FE 8A 78

The VCO frequency or PLL block output frequency is 2850MHz in this case. The transition time from 100MHz to 100.01MHz (+100ppm) will take the same amount of time as programming a 1% change (~1.5µs).

Frequency Change with Spread Spectrum

This section illustrates how to program the VersaClock 5 or VersaClock 6 FOD with a frequency change of 1% and spread spectrum enabled. [Figure 5](#) below shows an example of programming FOD output1 with SSC bit on, and the modulation rate is at 31.5KHz with -0.5% spread.

Figure 5. Timing Commander Example of Programming FOD1



Table 4. FOD1 Settings to 100MHz with Frequency Change and -0.5% Down Spread

	Output (MHz)	Divider (real)	Integer Registers	Period (hex)	Step (real)	Step (hex)	Offset (real)	Offset Registers
Original	100.0	14.25	00 E0	633	4.4896E-05	2F1	0.25	01 00 00 02
+0.5% Change	100.5	14.17910448	00 E0	63B	4.44486E-05	2E9	0.17910448	00 B7 67 2A

OUT1, -0.5% Spreading

Address: 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F

100.0MHz: 00 81 01 00 00 02 00 02 F1 31 9C 00 00 00 E0 00

100.5MHz: 00 81 00 B7 67 2A 00 02 E9 31 DC 00 00 00 E0 00

The spread is programmed on top of the margining frequency.

Figure 6 shows an oscilloscope capture of the output clock with -0.5% spread with a frequency change of +0.5%. The original frequency being 100MHz is 0.5% down-spread and the ending frequency is 100.5MHz with 0.5% down-spread.

After the FOD value change has been initiated, the frequency transition will happen when the spread step is at its maximum (top of the triangle). The purple line shows the frequency transition.

Figure 6. Oscilloscope Image of Output Frequency Transition



Conclusion

The different examples that were given in this application note illustrate how easy it is to perform any frequency changes with VersaClock 5/6 Fractional Output Divider programming. From a few ppm to percentage of frequency, the changes can be made without any glitch, ringing or overshoot.



Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA
www.IDT.com

Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales

Tech Support
www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.