


Introduction

This application note details the calculations required to set the registers of the IDT5P49V5901. For the device pin out, block diagram, I2C interface, power up sequence, OTP programming and register map, please consult the IDT document *VersaClock 5[®] - 5P49V5901 Programming Guide*.

PLL Pre-Divider Options

The reference presented to the fractional PLL can be either directly connected, divided by two or divided by the any value from the range of three to 127 as set in the register Ref_Div[6:0]. The phase detector of the PLL has a maximum frequency of 50 MHz, therefore the default is to bypass the pre-divider by setting Bypass_prediv = 1. For the functionality of Sel_prediv2 and bypass_prediv bits, see [Figure 1](#).

Figure 1. PLL Pre-Divider Options



PLL Fractional Feedback Divider

The PLL feedback divider M is composed of a 12 bit integer portion, FB_intdiv[11:0] and a 24 bit fractional portion, FB_frctdiv[23:0].

$$M = INT(M) + FRAC(M) = \frac{F_{VCO}}{F_{REF2PLL}} \tag{1}$$

Convert FRAC(M) to hex with Eq.2 where ROUND2INT means to round to the nearest integer. The round-off error of M in ppm is the VCO frequency error in ppm.

$$FB_frctdiv[23:0] = DEC2HEX(ROUND2INT[2^{24} * FRAC(M)]) \tag{2}$$

Fractional Output Dividers and Spread Spectrum

Spread spectrum capability is contained within the Fractional-N output dividers associated with each output clock. When applied, triangle wave modulation of any spread spectrum amount, SS%AMT, from ±0.25% to ±2.5% center spread and -0.5% to -5% down spread between 30 and 63kHz may be generated, independent of the output clock frequency. Five variables define Spread Spectrum in FODx (see [Table 1](#)).

Table 1: Spread Spectrum Variables in FODx

Name	Function	Register Length	Note
ODx_sscecx	Spread spectrum control enable	1	If ODx_sscecx = 0, contents of ODx_period and ODx_step are Don't Care.
ODx_intdiv	Integer portion of the FODx divider, N	12	
ODx_period	Spread spectrum modulation period	13	Defined as half the reciprocal of the modulation frequency and measured in cycles of the FODx output frequency. See Eq 5 below.
ODx_step	Modulation step size	24	Sets the time rate of change or time slope of the output clock frequency
ODx_offset	Spread spectrum modulation offset, which defines down spread or center spread	30	ODx_offset is the actual spread spectrum offset subtracted from the Fractional portion of the FODx divider N. It is the fractional portion of the FODx divider and accounts for the fact that there is no ODx_frctdiv in the memory map.

To calculate the spread spectrum registers, first determine the value in decimal of the FOD output divider, N, for the nominal output frequency without spread spectrum. The VCO frequency is divided by two to account for a fixed divide by 2 between the VCO output and the input to the FOD. Convert the integer portion into hex to define ODx_intdiv.

$$N(\text{dec}) = \text{INT}(N) + \text{FRAC}(N) = \frac{(F_{VCO}/2)}{F_{OUT}} \quad (3)$$

$$\text{ODx_intdiv}[11:0] = \text{DEC2HEX}(\text{INT}(N)) \quad (4)$$

If no spread is to be applied to FODx (ODx_sscecx = 0) then ODx_period and ODx_step registers are Don't Care and it is permissible to skip to Eq. 9. Convert FRAC(N) to 30 bits in accordance with Eq. 10.

When the ODx_period and ODx_step registers are calculated below, ODx_period and ODx_step are explicitly set to 0 if ODx_sscecx will always be 0. This is done for reasons of style, it reinforces the fact that there is no spread spectrum invoked when ODx_sscecx = 0. If down spread is to be turned on by just setting ODx_sscecx = 1, then ODx_period and ODx_step must be calculated and registered. See Eq. 9 to see why changing only ODx_ssce works only for down spread.

Consider one cycle of down spread triangular modulation; the output divider, N, is ramped up linearly from the non-spread value of N followed by a linear ramp back down to the non-spread value of N. N is always greater than or equal to the non-spread value of N, therefore the output frequency is always less than or equal to the non-spread frequency.

As normally defined, ODx_period (dec) would be $1/F_{SS}$, but the modulation period is defined instead as $\frac{1}{2} * 1/F_{SS}$ for the most direct calculation of ODx_step as will be seen below. An added benefit is that the up ramp and the down ramp are guaranteed to be symmetric. Note that ODx_period does not have units of time; it is the dimensionless number of FOUT periods that fit in a half period of FSS.

$$\text{ODx_period}(\text{dec}) = \begin{cases} 0 & \text{if } ssce = 0 \\ \frac{1}{2} * \frac{F_{OUT}}{F_{SS}} & \text{if } ssce = 1 \end{cases} \quad (5)$$

$$\text{ODx_period}[12:0] = \text{DEC2HEX}(\text{ROUND2INT}(\text{ODx_period}(\text{dec}))) \quad (6)$$

Calculate the step size.

$$ODx_step(dec) = \begin{cases} 0 & \text{if } ssce = 0 \\ \frac{SS\%_{AMT}/100 * N}{ODx_period} & \text{if } ssce = 1 \end{cases} \quad (7)$$

$$ODx_step[23:0] = DEC2HEX(ROUND2INT(2^{24} * ODx_step(dec))) \quad (8)$$

Since the spread spectrum ramp as implemented only decreases the frequency of FOUT, then the actual offset for down spread is zero. But if the spread is to be centered, an offset equal to half the peak modulation, $SS\%_{AMT} * N$, is to be subtracted from the value of $FRAC(N)$.

$$ODx_offset(dec) = \begin{cases} FRAC(N) & \text{if } ssce = 0 \text{ or Down spread} \\ FRAC(N) - \frac{SS\%_{AMT}/100 * N}{2} & \text{if } ssce = 1 \text{ and Center spread} \end{cases} \quad (9)$$

$$ODx_offset[29:0] = DEC2HEX(ROUND2INT[2^{24} * ODx_offset(dec)]) \quad (10)$$

If $FRAC(N)$ is a small positive value, it is possible that after the center spread offset is subtracted ODx_offset will be negative. In this case, retain only the lower 30 bits of the 32 bit hex value and assign them to $ODx_offset[29:0]$.

In this manner it can be seen that ODx_offset is the value of $FRAC(N)$, appropriately adjusted should center spread be enabled.

Skew

Skew is not implemented with a parallel load of the count of the output divider as is commonly done with non-fractional dividers. Instead skew is accomplished by increasing the value of the fractional output divider for only the very first clock cycle. The divide is increased by the number of VCO cycles required to delay the completion of the first output clock cycle by the desired skew. For the second and all subsequent output cycles, hardware changes the output divider to the value for the proper steady state output frequency.

To illustrate, suppose there are two output clocks defined as four cycles of $F_{VCO}/2$ per FOD output clock cycle, that is $N=4$. OUT2 is to be delayed by 90 degrees relative to OUT1 and the power on reset phase aligns the output clocks out of reset.

Table 2: OUT1 and OUT2 Clock Cycle Duration Measured in $F_{VCO}/2$ Cycles

	FOD Cycle 1	FOD Cycle 2	FOD Cycle 3	FOD Cycle n
OUT1	4	4	4	4
OUT2	5	4	4	4

The integer and fractional components of skew are calculated as follows.

$$INT(Skew)(dec) = INT\left(\left[1 + \frac{Degrees\ of\ Skew}{360}\right] * N\right) - INT(N) \quad (11)$$

$$ODx_intskew[11:0] = DEC2HEX(INT(Skew)) \quad (12)$$

$$FRAC(Skew)(dec) = \left[1 + \frac{Degrees\ of\ Skew}{360}\right] * N - INT(N) - INT(skew) \quad (13)$$

$$ODx_frskew[5:0] = DEC2HEX(INT[2^6 * FRAC(Skew)]) \quad (14)$$



Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA

Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com

Tech Support
email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2014 Integrated Device Technology, Inc.. All rights reserved.