


Introduction

This application note discusses the effects of using different transmission line structures to minimize crosstalk. As higher data rate and lower phase noise are required, electromagnetic interference (EMI) on PCBs becomes more significant.

On PCBs that use IDT Timing Devices, there can be multiple adjacent clock traces that have different frequencies. Without proper layout guidelines, current flowing down one trace (aggressor), can induce current on the other (victim), to cause unwanted coupling (crosstalk).


Microstrip and Stripline

Figure 1. Microstrip



Microstrip is a planar transmission line, consisting of a conducting layer and a ground plane separated by dielectric. As there is no dielectric above the conducting layer, this structure is usually used at the top or bottom of the PCB.

Figure 2. Stripline




Stripline is another planar transmission line, consisting of a conducting layer and a pair of ground planes separated by dielectric.

Comparison

Due to its structure, microstrip is usually easier and less expensive to manufacture than stripline. On the other hand, compared to microstrip, stripline is better isolated due to shielding ground planes on both sides. Of the same characteristic impedance, stripline has a shorter trace width than microstrip, allowing for more densely packed traces.

S-Parameters

Figure 3. S-Parameters: Two-Port Network



S_{11} and S_{22} are the reflection coefficient, meaning the response at port 1 due to a signal at port 1 and the response at port 2 due to a signal at port 2. S_{12} and S_{21} are the transmission coefficient, meaning the response at port 1 due to a signal at port 2 and vice versa.

Experiment Methodology

The experiment consists of two evaluation boards that share the same design except for signal trace routing. Board 1 uses striplines for signal traces while Board 2 uses microstrips. Two traces with the “worst-case” crosstalk are assessed on both boards. The traces are disconnected from the clock generator IC and terminated with a 50Ω SMD resistor. After termination, s-parameters of the traces are recorded using a network analyzer for analysis.


Theoretical Approximation

Given the board layouts, expected crosstalk for each board is evaluated.

Table 1. Transmission Line Characteristics

	Microstrip	Stripline
H: Substrate Thickness[mil]	6	12
h1: Stripline Trace 1 Height[mil]	-	6
h2: Stripline Trace 2 Height[mil]	-	6
S: Trace-Trace Separation[mil]	308	
L: Length of Trace[mil]	150	
Copper Thickness[mil]	1.4	
ϵ_r : Substrate Dielectric Constant	3.7	
T_R : Rise Time[s]	7E-9	

[a] Length of Trace is the distance along trace where Trace-Trace Separation is the shortest.

Figure 4. Trace Height and Spacing Separation


H: Substrate Thickness [mil]

h1: Stripline Trace 1 Height [mil]

h1: Stripline Trace 1 Height [mil]

S: Trace-Trace Separation [mil]

Table 2. Transmission Line Characteristics

	Microstrip	Stripline
C _{RT} : Propagation Delay - Rise Time Ratio		$C_{RT} = \frac{2.1.017\sqrt{\epsilon_r \cdot 0.475 + 0.67} \cdot L \cdot 10^{-12}}{T_R}$
XT: Crosstalk in dB	If $C_{RT} \leq 1$ $XT = 20\log\left(\frac{1}{\frac{S^2}{1 + \left(\frac{H}{S}\right)^2}} \cdot C_{RT}\right)$ else $XT = 20\log\left(\frac{1}{\frac{S^2}{1 + \left(\frac{H}{S}\right)^2}}\right)$	$S_{eff} = \sqrt{S^2 + (h_2 - h_1)^2}$ $h_{1,eff} = \frac{h_1 \cdot (H - h_1)}{h_1 + (H - h_1)}$ $h_{2,eff} = \frac{h_2 \cdot (H - h_2)}{h_2 + (H - h_2)}$ If $C_{RT} \leq 1$ $XT = 20\log\left(\frac{1}{\frac{S_{eff}^2}{1 + \left(\frac{h_{1,eff}}{h_{2,eff}}\right)^2}} \cdot C_{RT}\right)$ else $XT = 20\log\left(\frac{1}{\frac{S_{eff}^2}{1 + \left(\frac{h_{1,eff}}{h_{2,eff}}\right)^2}}\right)$
Result (Substitute values from table)	XT = -91.8dB RMS Phase Jitter = 115.7fs	XT = -103.8dB RMS Phase Jitter = 29.1fs

Measurements

Figure 5. Noise Floor of the Measurement System (No Boards Connected)




Figure 6. Board 1 (Striplines)





Figure 7. Board 2 (Microstrips)


While there are some variations in the reflection coefficients when comparing Board 1 and Board 2, these variations are not significant enough to have a notable effect on the transmission coefficients.

Table 3. Comparison of Board 1 and Board 2

	25M	50M	100M	200M	300M	400M	500M	1000M
Stripline S ₁₂ [dB], S ₂₁ [dB]	-124,-119	-120,-117	-115,-114	-109,-109	-111,-110	-104,-104	-103,-104	-97,-97
Microstrip S ₁₂ [dB], S ₂₁ [dB]	-96,-97	-91,-91	-85,-85	-80,-80	-77,-77	-75,-75	-73,-73	-69,-69
Difference[dB]	-28,-22	-29,-26	-30,-29	-29,-29	-34,-33	-29,-29	-39,-31	-28,-28
RMS Phase Jitter Improvement[fs]	143, 127	127, 127	127, 126	112, 112	106, 106	100, 100	101, 101	80, 80

[a] RMS phase jitter improvement when using striplines over microstrips

Rise time of 7ns can be approximated to 50MHz in frequency domain¹. The theoretical crosstalk values are comparable to the measurement crosstalk values at 50MHz.

S₁₂ and S₂₁ of Board 1 are lower than those of Board 2 by anywhere from ~20dB all the way to ~40dB. The spurs at these particular frequency points can be interpreted in RMS Jitter². It is clear that Board 1, with stripline signal routing, produces less crosstalk than Board 2, with microstrip signal routing, resulting in improvement of RMS jitter. For example, with two clocks close to 100MHz in adjacent microstrip traces, one clock can cause a -85dBc spur at the other clock, equivalent to 127fs jitter contribution. Changing to stripline, lowers the spur to -115dBc and the RMS jitter contribution to only 4fs.

Conclusion

Both the theory and measurements convey that crosstalk can be reduced using striplines over microstrips. For applications that use IDT Timing Devices with below 1ps RMS phase jitter requirement, it is recommended to use striplines for any signal traces. For applications with above 1ps RMS phase jitter requirement, use of striplines for signal traces should be considered but not necessarily prioritized.

Appendix

Rise Time to Bandwidth Conversion

$$BW = \frac{.35}{T_R}$$

TR: 10-90% rise time of a square wave in s

BW: bandwidth of the signal in Hz

Spur to Jitter Conversion²

$$J = \frac{10^{\frac{P}{20}}}{\pi \cdot \sqrt{2} \cdot f_c}$$

J: RMS phase jitter in s

f_c: carrier frequency in Hz

P: spur amplitude in dBc

RMS Jitter Improvement

$$J_{\text{improv}} = \sqrt{J_{\text{micro}}^2 - J_{\text{strip}}^2}$$

J_{improv}: RMS phase jitter improvement in s

J_{micro}: RMS phase jitter of microstrip in s

J_{strip}: RMS phase jitter of stripline in s

Theoretical Approximation Calculation

	Microstrip	Stripline
Bandwidth	$BW = \frac{.35}{7 \cdot 10^{-9}} = 50\text{MHz}$	
C _{RT}	$C_{RT} = \frac{2.1017 \sqrt{3.7 \cdot 0.475 + 0.67} \cdot 150 \cdot 10^{-12}}{7 \cdot 10^{-9}} = 0.0679$	
Crosstalk RMS Phase Jitter	$S_{\text{eff}} = \sqrt{308^2 + (6-6)^2} = 308\text{mil}$ $h1_{\text{eff}} = \frac{6 \cdot (12-6)}{6 + (12-6)} = 3\text{mil}$ $h2_{\text{eff}} = \frac{6 \cdot (12-6)}{6 + (12-6)} = 3\text{mil}$ $XT = 20\log\left(\frac{1}{1 + \left(\frac{308}{6}\right)^2} \cdot 0.0679\right) = -91.8\text{dB}$ $J[\text{fs}] = \frac{10^{\frac{-91.8}{20}}}{\pi \cdot \sqrt{2} \cdot 50 \cdot 10^6} = 115.7\text{fs}$	$S_{\text{eff}} = \sqrt{308^2 + (6-6)^2} = 308\text{mil}$ $h1_{\text{eff}} = \frac{6 \cdot (12-6)}{6 + (12-6)} = 3\text{mil}$ $h2_{\text{eff}} = \frac{6 \cdot (12-6)}{6 + (12-6)} = 3\text{mil}$ $XT = 20\log\left(\frac{1}{1 + \left(\frac{308}{6}\right)^2} \cdot 0.0679\right) = -103.8\text{dB}$ $J[\text{fs}] = \frac{10^{\frac{-103.8}{20}}}{\pi \cdot \sqrt{2} \cdot 50} = -29.1\text{dB}$
Result	XT = -91.8dB RMS Phase Jitter = 115.7fs	XT = -103.8dB RMS Phase Jitter = 29.1fs

Revision History

Revision Date	Description of Change
November 1, 2018	Updated to latest IDT style guidelines. Completed minor changes throughout.
September 5, 2018	Initial release.

**Corporate Headquarters**

6024 Silver Creek Valley Road
San Jose, CA 95138
www.IDT.com

Sales

1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales

Tech Support

www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as "IDT") reserve the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trade marks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. All contents of this document are copyright of Integrated Device Technology, Inc. All rights reserved.